user0/rust
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

Fix documentation for carryless multiplication

Browse source
This commit is contained in:
8051enthusiast 2023-05-26 03:42:32 +02:00 • committed by Amanieu d'Antras
parent 7586d9dcd1
commit 4b9528ec3b
2 changed files with 3 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

2
library/stdarch/crates/core_arch/src/x86/pclmulqdq.rs
View file

@ -17,7 +17,7 @@ extern "C" {
}
/// Performs a carry-less multiplication of two 64-bit polynomials over the
/// finite field GF(2^k).
/// finite field GF(2).
///
/// The immediate byte is used for determining which halves of `a` and `b`
/// should be used. Immediate bits other than 0 and 4 are ignored.

4
library/stdarch/crates/core_arch/src/x86/vpclmulqdq.rs
View file

@ -24,7 +24,7 @@ extern "C" {
// so we need to special-case on that...
/// Performs a carry-less multiplication of two 64-bit polynomials over the
/// finite field GF(2^k) - in each of the 4 128-bit lanes.
/// finite field GF(2) - in each of the 4 128-bit lanes.
///
/// The immediate byte is used for determining which halves of each lane `a` and `b`
/// should be used. Immediate bits other than 0 and 4 are ignored.
@ -42,7 +42,7 @@ pub unsafe fn _mm512_clmulepi64_epi128<const IMM8: i32>(a: __m512i, b: __m512i)
}
/// Performs a carry-less multiplication of two 64-bit polynomials over the
/// finite field GF(2^k) - in each of the 2 128-bit lanes.
/// finite field GF(2) - in each of the 2 128-bit lanes.
///
/// The immediate byte is used for determining which halves of each lane `a` and `b`
/// should be used. Immediate bits other than 0 and 4 are ignored.