convert _mm256_mask_alignr_epi8 to const generics

This commit is contained in:
Rémy Rakic 2021-03-05 01:07:00 +01:00 committed by Amanieu d'Antras
parent 479f34c331
commit 9098b2c1aa

View file

@ -9092,21 +9092,16 @@ pub unsafe fn _mm512_maskz_alignr_epi8<const IMM8: i32>(
/// [Intel's documentation](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_alignr_epi8&expand=261)
#[inline]
#[target_feature(enable = "avx512bw,avx512vl")]
#[rustc_args_required_const(4)]
#[cfg_attr(test, assert_instr(vpalignr, imm8 = 5))]
pub unsafe fn _mm256_mask_alignr_epi8(
#[rustc_legacy_const_generics(4)]
#[cfg_attr(test, assert_instr(vpalignr, IMM8 = 5))]
pub unsafe fn _mm256_mask_alignr_epi8<const IMM8: i32>(
src: __m256i,
k: __mmask32,
a: __m256i,
b: __m256i,
imm8: i32,
) -> __m256i {
macro_rules! call {
($imm8:expr) => {
_mm256_alignr_epi8(a, b, $imm8)
};
}
let r = constify_imm8_sae!(imm8, call);
static_assert_imm8!(IMM8);
let r = _mm256_alignr_epi8(a, b, IMM8);
transmute(simd_select_bitmask(k, r.as_i8x32(), src.as_i8x32()))
}
@ -17753,9 +17748,9 @@ mod tests {
1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0,
);
let b = _mm256_set1_epi8(1);
let r = _mm256_mask_alignr_epi8(a, 0, a, b, 14);
let r = _mm256_mask_alignr_epi8::<14>(a, 0, a, b);
assert_eq_m256i(r, a);
let r = _mm256_mask_alignr_epi8(a, 0b11111111_11111111_11111111_11111111, a, b, 14);
let r = _mm256_mask_alignr_epi8::<14>(a, 0b11111111_11111111_11111111_11111111, a, b);
#[rustfmt::skip]
let e = _mm256_set_epi8(
0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1,