user0/rust
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions
rust/src/librustc_codegen_llvm
History
Pietro Albini b69058daa6
Rollup merge of #51982 - michaelwoerister:hash-modules-properly, r=nikomatsakis 
incr.comp.: Take names of children into account when computing the ICH of a module's HIR.

Fixes #40876. Red-green tracking does not make this a problem anymore. We should verify this via a perf-run though.

r? @nikomatsakis
2018-07-03 11:31:10 +02:00
..
back Make opaque::Encoder append-only and make it infallible 2018-06-27 11:43:15 +02:00
debuginfo Emit column info in debuginfo for non msvc like targets 2018-07-02 12:16:05 +02:00
mir Do not allow LLVM to increase a TLS's alignment on macOS. 2018-06-30 21:36:03 +08:00
abi.rs Add constant for Size::from_bytes(0) 2018-05-24 20:46:07 +02:00
allocator.rs Rename trans to codegen everywhere. 2018-05-17 15:08:30 +03:00
asm.rs Rename trans to codegen everywhere. 2018-05-17 15:08:30 +03:00
attributes.rs Disable probestack when GCOV profiling is being used 2018-06-20 22:07:55 +01:00
base.rs Merge ConstVal and ConstValue 2018-06-28 11:04:25 +02:00
build.rs Rename trans to codegen everywhere. 2018-05-17 15:08:30 +03:00
builder.rs Rename trans to codegen everywhere. 2018-05-17 15:08:30 +03:00
callee.rs std: Ensure OOM is classified as nounwind 2018-05-24 12:03:05 -07:00
Cargo.toml Replace tempdir by tempfile in librustc_trans 2018-06-20 19:28:27 +02:00
common.rs Declare DebruijnIndex via newtype_index macro 2018-06-14 18:44:36 +02:00
consts.rs Do not allow LLVM to increase a TLS's alignment on macOS. 2018-06-30 21:36:03 +08:00
context.rs add simd float intrinsics and gather/scatter 2018-05-24 16:04:39 +02:00
declare.rs Rename trans to codegen everywhere. 2018-05-17 15:08:30 +03:00
diagnostics.rs Add backticks to E0558 2018-06-24 00:16:10 +01:00
glue.rs Rename trans to codegen everywhere. 2018-05-17 15:08:30 +03:00
intrinsic.rs refactor 2018-05-24 16:04:39 +02:00
lib.rs Replace tempdir by tempfile in librustc_trans 2018-06-20 19:28:27 +02:00
llvm_util.rs Rename trans to codegen everywhere. 2018-05-17 15:08:30 +03:00
metadata.rs Rename trans to codegen everywhere. 2018-05-17 15:08:30 +03:00
meth.rs Rename trans to codegen everywhere. 2018-05-17 15:08:30 +03:00
mono_item.rs incr.comp.: Take names of children into account when computing the ICH of a module's HIR. 2018-07-02 16:21:34 +02:00
README.md Rename trans to codegen everywhere. 2018-05-17 15:08:30 +03:00
time_graph.rs Rename trans to codegen everywhere. 2018-05-17 15:08:30 +03:00
type_.rs Rename trans to codegen everywhere. 2018-05-17 15:08:30 +03:00
type_of.rs Replace ScalarKind with Primitive 2018-05-24 20:49:37 +02:00
value.rs Rename trans to codegen everywhere. 2018-05-17 15:08:30 +03:00

README.md

The codegen crate contains the code to convert from MIR into LLVM IR, and then from LLVM IR into machine code. In general it contains code that runs towards the end of the compilation process.

For more information about how codegen works, see the rustc guide.