user0/rust
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

Move 64 bit function based on stdarch-verify

Browse source
This commit is contained in:
Daniel Smith 2020-05-27 22:36:42 +00:00 • committed by Amanieu d'Antras
parent 48b086a827
commit 7ab646ef42
2 changed files with 50 additions and 19 deletions
Download patch file Download diff file Expand all files Collapse all files

19
library/stdarch/crates/core_arch/src/x86/avx512f.rs
View file

@ -94,25 +94,6 @@ pub unsafe fn _mm512_set1_epi64(a: i64) -> __m512i {
transmute(i64x8::splat(a))
}
/// Sets packed 64-bit integers in `dst` with the supplied values.
///
/// [Intel's documentation]( https://software.intel.com/sites/landingpage/IntrinsicsGuide/#expand=727,1063,4909,1062,1062,4909&text=_mm512_set_epi64)
#[inline]
#[target_feature(enable = "avx512f")]
pub unsafe fn _mm512_set_epi64(
e7: i64,
e6: i64,
e5: i64,
e4: i64,
e3: i64,
e2: i64,
e1: i64,
e0: i64,
) -> __m512i {
let r = i64x8(e0, e1, e2, e3, e4, e5, e6, e7);
transmute(r)
}
/// Compare packed unsigned 64-bit integers in a and b for less-than, and store the results in a mask vector.
///
/// [Intel's documentation](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#expand=727,1063,4909,1062,1062&text=_mm512_cmplt_epu64)

50
library/stdarch/crates/core_arch/src/x86_64/avx512f.rs Normal file
View file

@ -0,0 +1,50 @@
use crate::{
core_arch::{simd::*, simd_llvm::*, x86_64::*},
mem::{self, transmute},
};
/// Sets packed 64-bit integers in `dst` with the supplied values.
///
/// [Intel's documentation]( https://software.intel.com/sites/landingpage/IntrinsicsGuide/#expand=727,1063,4909,1062,1062,4909&text=_mm512_set_epi64)
#[inline]
#[target_feature(enable = "avx512f")]
pub unsafe fn _mm512_set_epi64(
e7: i64,
e6: i64,
e5: i64,
e4: i64,
e3: i64,
e2: i64,
e1: i64,
e0: i64,
) -> __m512i {
let r = i64x8(e0, e1, e2, e3, e4, e5, e6, e7);
transmute(r)
}
/// Compare packed unsigned 64-bit integers in a and b for less-than, and store the results in a mask vector.
///
/// [Intel's documentation](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#expand=727,1063,4909,1062,1062&text=_mm512_cmplt_epu64)
#[inline]
#[target_feature(enable = "avx512f")]
#[cfg_attr(test, assert_instr(vpcmpuq))]
pub unsafe fn _mm512_cmplt_epu64_mask(a: __m512i, b: __m512i) -> __mmask8 {
simd_bitmask::<__m512i, _>(simd_lt(a.as_u64x8(), b.as_u64x8()))
}
#[cfg(test)]
mod tests {
use std;
use stdarch_test::simd_test;
use crate::core_arch::x86::*;
use crate::core_arch::x86_64::*;
#[simd_test(enable = "avx512f")]
unsafe fn test_mm512_cmplt_epu64_mask() {
let a = _mm512_set_epi64(0, 1, -1, u64::MAX as i64, i64::MAX, i64::MIN, 100, -100);
let b = _mm512_set1_epi64(-1);
let m = _mm512_cmplt_epu64_mask(a, b);
assert_eq!(m, 0b11001111);
}
}