Josh Stone
b90149755a
Replace stdarch version placeholders with 1.94
2026-02-05 11:30:41 -08:00
Sayantan Chakraborty
7434dd6a2d
Merge pull request #1984 from rust-lang/rustc-pull
...
Rustc pull update
2026-01-03 03:33:46 +00:00
Sayantan Chakraborty
c914627c86
Merge pull request #1988 from eduardosm/packed-struct
...
Change `repr(packed)` struct to `repr(C, packed)`
2026-01-02 20:31:26 +00:00
Eduardo Sánchez Muñoz
f41fa64f97
Change repr(packed) struct to repr(C, packed)
...
`repr(packed)` structs do not have a well-defined layout
2026-01-02 21:18:51 +01:00
Sayantan Chakraborty
85f3ba3dd1
Merge pull request #1985 from usamoi/vpmaddwd
...
Use LLVM intrinsics for `madd` intrinsics
2026-01-02 19:35:29 +00:00
usamoi
344fc5112a
Use LLVM intrinsics for madd intrinsics
2026-01-02 00:02:11 +08:00
Luca Versari
c571336420
Clarify documentation around "undefined" bits in intrinsics.
2026-01-01 13:24:42 +01:00
The rustc-josh-sync Cronjob Bot
8a8b2e72e0
Merge ref ' 48622726c4' from rust-lang/rust
...
Pull recent changes from https://github.com/rust-lang/rust via Josh.
Upstream ref: 48622726c4
Filtered ref: cd67a857259ae6c8e166020f097dd070d6c16fb3
Upstream diff: 8401398e1f...48622726c4
This merge was created using https://github.com/rust-lang/josh-sync .
2026-01-01 04:24:14 +00:00
The rustc-josh-sync Cronjob Bot
6ba984fa33
Prepare for merging from rust-lang/rust
...
This updates the rust-version file to 48622726c4 .
2026-01-01 04:24:07 +00:00
Amanieu d'Antras
56a8bfadfc
Merge pull request #1981 from eduardosm/unsafe-tests
...
x86: remove "unsafe" from tests that do not need it
2025-12-31 20:41:19 +00:00
Jonathan Brouwer
dc103c4cd9
Rollup merge of #146798 - a4lg:riscv-intrinsics-zkne_or_zknd, r=Amanieu
...
RISC-V: Implement (Zkne or Zknd) intrinsics correctly
On rust-lang/stdarch#1765 , it has been pointed out that two RISC-V (64-bit only) intrinsics to perform AES key scheduling have wrong target feature.
`aes64ks1i` and `aes64ks2` instructions require *either* Zkne (scalar cryptography: AES encryption) or Zknd (scalar cryptography: AES decryption) extension (or both) but corresponding Rust intrinsics (in `core::arch::riscv64`) required *both* Zkne and Zknd extensions.
An excerpt from the original intrinsics:
```rust
#[target_feature(enable = "zkne", enable = "zknd")]
```
To fix that, we need to:
1. Represent a condition where *either* Zkne or Zknd is available and
2. Workaround an issue: `llvm.riscv.aes64ks1i` / `llvm.riscv.aes64ks2` LLVM intrinsics require either Zkne or Zknd extension.
This PR attempts to resolve them by:
1. Adding a perma-unstable RISC-V target feature: `zkne_or_zknd` (implied from both `zkne` and `zknd`) and
2. Using inline assembly to construct machine code directly (because `zkne_or_zknd` alone cannot imply neither Zkne nor Zknd, we cannot use LLVM intrinsics).
The author confirmed that we can construct an AES key scheduling function with decent performance using fixed `aes64ks1i` and `aes64ks2` intrinsics (with optimization enabled).
2025-12-31 17:32:04 +01:00
Amanieu d'Antras
e116716862
Merge pull request #1905 from sayantn/stabilize-avx512fp16
...
(Partially) Stabilize AVX512-FP16
2025-12-29 13:30:19 +00:00
Amanieu d'Antras
cb3952a243
Merge pull request #1983 from eduardosm/tests
...
Fix some tests so they test the correct function
2025-12-29 13:29:11 +00:00
Eduardo Sánchez Muñoz
8d66e58838
Fix some tests so they test the correct function
2025-12-28 19:32:34 +01:00
Eduardo Sánchez Muñoz
c32f2759a3
x86: remove "unsafe" from tests that do not need it
...
Some test utility functions (e.g., `assert_eq_m128`) have been refactored so they are not unsafe. Many test functions (`test_mm_*`) do not call any unsafe function (besides needing target features) anymore, so they do not need to be `unsafe fn`.
2025-12-26 21:50:27 +01:00
usamoi
e9b75fa34a
(partially) stablize stdarch_neon_f16
2025-12-20 23:27:19 +08:00
Sayantan Chakraborty
6adebf5685
Merge pull request #1976 from Flakebi/amdgpu-intrinsics
...
Add amdgpu intrinsics
2025-12-19 20:02:31 +00:00
Flakebi
7431c38ec9
Add amdgpu intrinsics
...
Add intrinsics for the amdgpu architecture.
2025-12-19 17:58:08 +01:00
Tsukasa OI
288c372b7a
RISC-V: Use inline assembly and zkne_or_zknd on (Zkne or Zknd) intrinsics
...
Using the inline assembly and `zkne_or_zknd` target feature could avoid
current issues regarding intrinsics available when either Zkne or Zknd
is available.
Before this commit, intrinsics `aes64ks1i` and `aes64ks2` required
both Zkne and Zknd extensions, not either Zkne or Zknd.
Closes: https://github.com/rust-lang/stdarch/issues/1765
2025-12-18 15:26:52 +00:00
Amanieu d'Antras
26e03e8420
Merge pull request #1975 from usamoi/aarch64-simd-reduce-add
...
use `simd_reduce_add_ordered` on aarch64
2025-12-17 23:33:00 +00:00
Amanieu d'Antras
dbae05c775
Merge pull request #1978 from adamgemmell/dev/adagem01/f16-cvt-feature
...
Remove fp16 target feature from some intrinsics
2025-12-17 23:32:08 +00:00
Niko Kajula
2daccc92e1
Fix intel manual links
2025-12-18 01:00:29 +02:00
Niko Kajula
d28e41b981
Fix broken AMD Developer's Manual links
2025-12-17 22:41:21 +02:00
Adam Gemmell
2c15ae530f
Fix some Arm instruction assertion tests
2025-12-17 17:49:48 +00:00
Adam Gemmell
af3604e84e
Remove fp16 target feature from some aarch64 intrinsics
...
This seems to affect codegen on a lot of Arm intrinsics so I've avoided
making the change there.
2025-12-17 17:49:48 +00:00
sayantn
ca398e04fe
panic if cpuid is called with SGX
2025-12-17 01:41:29 +05:30
usamoi
a945d42399
use simd_reduce_add_ordered on aarch64
2025-12-14 16:23:33 +08:00
Urgau
51f9b90b2b
Remove [no-mentions] handler in our triagebot config
...
https://github.blog/changelog/2025-11-07-removing-notifications-for-mentions-in-commit-messages/
2025-12-08 18:58:56 +01:00
Folkert de Vries
5005a0f750
Merge pull request #1967 from CrooseGit/dev/reucru01/run-ci-in-dev
...
Updates CI pipeline to run tests under in debug as well as release
2025-12-05 15:16:43 +00:00
sayantn
109e097127
(Partially) Stabilize AVX512-FP16, except for functions that explicitly use f16 in the signature
2025-12-04 22:10:05 +05:30
reucru01
69553f7387
Removes excess x86_64 test runs
2025-12-04 12:18:28 +00:00
reucru01
2f85d700e6
Fixes hardcoded path for WASM runner
2025-12-02 11:09:29 +00:00
reucru01
741f23f80e
Modifies CI to pass profile to test tool
2025-12-02 11:09:26 +00:00
sayantn
92098dd82d
Make avx512fp16 functions const
2025-12-02 03:56:44 +05:30
sayantn
4506af45dd
Make avx512vpopcntdq functions const
2025-12-02 03:56:44 +05:30
sayantn
2e6bdf2b73
Make avx512bitalg functions const
2025-12-02 03:56:44 +05:30
sayantn
6695809811
Make avx512vbmi2 functions const
2025-12-02 03:56:44 +05:30
sayantn
e7f6d4928b
Make avx512dq functions const
2025-12-02 03:56:44 +05:30
sayantn
3516ef11e4
Make avx512cd functions const
2025-12-02 03:56:33 +05:30
sayantn
b2db9ab8b5
Make avx512bw functions const
2025-12-02 03:56:33 +05:30
sayantn
df6119fd3e
Make avx512f functions const
2025-12-02 03:56:19 +05:30
sayantn
5b04669864
Make fma functions const
2025-12-02 03:56:19 +05:30
sayantn
2d768ea921
Make avx2 functions const
2025-12-02 03:56:19 +05:30
sayantn
0864ad202c
Make avx functions const
2025-12-02 03:56:19 +05:30
sayantn
96b8e391ab
Make sse4.2 functions const
2025-12-02 03:56:19 +05:30
sayantn
d8a0ca2e46
Make sse4.1 functions const
2025-12-02 03:56:18 +05:30
sayantn
cfe6c04f73
Make ssse3 functions const
2025-12-02 03:56:18 +05:30
sayantn
7b71101c08
Make sse3 functions const
2025-12-02 03:56:18 +05:30
sayantn
cd28decba9
Make sse2 functions const
2025-12-02 03:56:18 +05:30
sayantn
7d4bcdd3fd
Make sse functions const
2025-12-02 03:56:18 +05:30